Abstract: A 0.1-5 GHz ultra-wide band (UWB) single-to-differential (S-to-D) CMOS LNA with differential imbalance correction is implemented as a part of a software defined radio (SDR) which supports multi-band and multi-standard. The proposed S-to-D LNA is composed of a S-to-D converter, a differential-to-single (D-to-S) voltage summer with inductive shunt peaking, a negative feedback network, and a differential output buffer with composite commondrain (CD) and common-source (CS) amplifiers. By feeding the single-ended output of the voltage summer to the input of the LNA through a feedback network, a wideband S-to-D LNA exploiting negative feedback is implemented. By adopting common-drain based inductive shunt peaking, the S-to-D LNA achieves a wider gain bandwidth. A differential output buffer composed of two CS and two CD amplifiers corrects the imbalance of the differential output of the S-to-D converter. The 3 dB gain bandwidth of the proposed S-to-D LNA is above 5 GHz and the NF is below 4 dB from 100 MHz to 5 GHz. An average power gain of 18 dB and an IIP3 of À8 ～ À2 dBm are obtained. The differential output of the proposed S-to-D LNA has a gain difference of less than 0.3 dB, and a phase imbalance of lower than 3ﾟ from 0.1 GHz to 5 GHz.
Introduction
Many wireless standards have been developed and coexist, such as the global system for mobile communication (GSM), wideband code division multiple access (WCDMA), high speed downlink packet access (HSDPA), and long term evolution (LTE). Consequently, to ensure platform flexibility and reduce system cost and size, an RF receiver should support multi-standards and multi-bands. For example, it should be compatible with all current and future cellular (2G/3G/4G LTE), wireless local area network (WLAN), wireless personal area network (WPAN), broadcast, and positioning standards from the VHF low band to 6-GHz frequency range. An ultimate RF receiver may be a software defined radio (SDR) receiver, to maximize the re-configurability and software programmability of the hardware.
With an SDR, it is essential to design a wideband low noise amplifier (LNA) instead of multiple tuned narrowband LNAs, which require many input pins, a large chip area, and complex in design. A differential signal is preferred in a SDR receiver in order to mitigate the digital switching noise from the integrated digital modem blocks.
In this paper, an active feedback wideband single-to-differential (S-to-D) LNA with output balancing is proposed for SDR applications. Because the proposed S-to-D LNA maintains higher loop gain by summing the differential signal and feeding it to the input of the LNA, it achieves higher gain, lower noise figure (NF) and higher linearity compared with the conventional single-ended feedback LNA shown in Fig. 1 (a) . In addition, by adopting a CD based inductive shunt peaking technique, the S-to-D LNA can achieve a wider gain bandwidth. An output buffer composed of two CS and two CD amplifiers corrects the imbalance of the S-to-D LNA's differential output. Figure 1 (a) shows the conventional topology of a single-ended resistive/ active feedback LNA followed by an S-to-D converter. This is the traditional solution for achieving the balun functionality in the resistive/ active feedback LNA. As an alternative, a wideband S-to-D LNA which merges balun and negative feedback functionality is proposed, as shown in Fig. 1 (b) . This consists of a low noise S-to-D converter, a differential-tosingle voltage summer, a feedback network, and an output buffer. The voltage summer is used to combine the differential output of the S-to-D converter. The negative feedback exploiting wideband S-to-D LNA can be implemented by feeding the single-ended output signal of the voltage summer to the input of the LNA through a feedback network. The proposed S-to-D LNA can achieve wideband 50 Ω input impedance matching through a feedback resistor with balun functionality, and various types of S-to-D converters can be adopted to implement various new wideband S-to-D LNAs [1] . Figure 2 shows the schematic of the proposed wideband S-to-D LNA. In order to minimize the gain and phase imbalance, the gain of the inverting path should be equal to that of the non-inverting path. For this, the transconductance of the transistors and the load resistance are set to satisfy the following condition:
Loop gain, input matching and voltage gain
At low frequencies, the loop gain (T loop ) and the input impedance (Z in ) of the proposed LNA can be expressed as
and
When the input impedance of the proposed LNA is well matched to the source impedance (R S ), the voltage gain of the proposed S-to-D LNA can be approximately calculated as
As mentioned above, the loop gain of the proposed S-to-D LNA is approximately two times larger than that of the conventional single-ended active feedback LNA in Fig. 1 (a) using a source follower (SF). Therefore, from (3), the proposed LNA can adopt the larger value of the feedback resistor R F compared to the conventional single-ended active feedback LNA of Fig. 1 (a) while maintaining the same input impedance matching. This leads to a higher voltage gain for the proposed LNA.
Noise
The dominant noise contribution in the proposed S-to-D LNA results from the transistor M 1 and the feedback resistor R F . Assuming that all the noise sources are not correlated, the noise factor of the proposed LNA can be expressed as
where excess noise factors EF M 1 and EF RF represent the noise contribution of the transistor M 1 and feedback resistor R F , respectively. Expressions for EF M 1 and EF RF of the proposed S-to-D LNA are the same as those of the conventional single-ended active feedback LNA of Fig. 1 (a) derived in [2] . Therefore, from (5) it can be known that the large feedback resistor R F resulting from the large loop gain also reduces the noise contribution from the feedback resistor compared to the conventional single-ended active feedback LNA of Fig. 1 (a) .
Linearity
The relation between IIP3 of the open loop amplifier and IIP3 of the closed loop amplifier is given by [3] 
where IIP3 closed and IIP3 open denote the IIP3 of the closed and open loop amplifier, respectively, and T* loop is the loop gain of the LNA with loaded source impedance (R S ). Negative feedback can suppress the distortion components generated by the S-to-D converter within the feedback loop by a factor of the loop gain. Therefore, the enhanced loop gain of the proposed LNA improves the IIP3 as well as the gain and NF of the LNA.
Loop gain roll-off and shunt-peaking technique
The loop gain roll-off degrades the performance of the power gain, NF, and linearity at higher frequencies. The bandwidth of the loop gain is mainly dominated by the R-C time constant at the drain nodes of the cascode transistors M 3 and M 4 in Fig. 3 (a) . As shown in Fig. 3 (a) , the loop gain roll-off due to the R-C time constant can be compensated by using shuntpeaking of the CD based active inductor, which consists of the transistor M 5 , load resistance R 1 , and bootstrap capacitance C B . The impedance seen at the output of the CD is represented as IEICE Electronics Express, Vol.10, No.24, 1-7
Figure 3 (b) represents the output impedance of the CD as a function of frequency. Because the output impedance of the CD is inductive between frequency f 1 and f 2 , the amplification from V o2 to V f in the proposed voltage summer is similar to the frequency response of a CS amplifier with peaking inductive load. This leads to a wide gain bandwidth for the proposed LNA. The bootstrap capacitance C B provides more design freedom in controlling the inductance and the quality factor of the active inductor. Figure 4 presents the simulated power gain of the proposed S-to-D LNA versus the bootstrap capacitance C B . The value of C B is chosen to be 0.1 pF to guarantee the stability of the non-inverting path in the proposed active feedback LNA.
Output balancing
Generally, single-to-differential amplifiers have gain and phase imbalances due to their inherent asymmetric structure. Even though the capacitively coupled technique is applied in the proposed S-to-D LNA to reduce the gain and phase imbalances, the S-to-D LNA still has gain and phase imbalances. For output balancing, an output buffer composed of two CS and CD amplifiers is used, as shown in Fig. 2 . The gains of CS amplifiers (M 7 -M 8 ) and CD amplifiers (M 9 -M 10 ) at relatively low frequencies are (g m 7 /g m 9 )× 
, respectively, where 2R L is the differential input impedance of the next block. Since g m 7 is equal to g m 9 for a typical design, the gains of the two paths become identical. When the voltages at the drains of M 3 and M 4 in Fig. 2 have gain and phase imbalances, the voltages can be expressed as
where ΔA and θ e represent gain mismatch and phase imbalances, respectively. Under these circumstances, the output voltages of the proposed S-to-D LNA are given by
where α is R L /(R L +1/g m 9 ). As known in (9), if the transfer functions of CD and CS have the same gain and opposite phase, the differential output of the S-to-D LNA can have excellent output balancing.
Measured results
The proposed LNA was fabricated in a 0.13 μm CMOS technology. an area of 400 μm × 390 μm. Wideband directional couplers were used to convert the differential signals to single-ended signals. The measurement result was obtained after de-embedding the losses by the measurement setup. The measured power gain, S11, and NF of the proposed LNA are shown in Fig. 5 . (b) The S11 is lower than À10 dB, ranging from 100 MHz up to approximately 5 GHz, and the 3 dB gain bandwidth is above 5 GHz. The NF is below 4 dB, from 100 MHz to 5 GHz. Figure 5 (c) presents the measured IIP3 and OIP3 over the operating frequency band. An IIP3 of À8 ～ À2 dBm is obtained over the operating frequency band. The measured IIP3 and OIP3 are slightly degraded at high frequencies because the IIP3 open of the LNA in Eq. (6) is degraded at high frequencies. As shown in Fig. 5 (d) , the differential output of the proposed S-to-D LNA has a gain difference of less than 0.3 dB and a phase imbalance of lower than 3ﾟ from 0.1 GHz to 5 GHz. Table I summarizes and compares the performance of the proposed LNA against those of other published data. The proposed Sto-D LNA shows higher OIP3 and comparable NF with lower power consumption compared to LNAs using 90 nm or 65 nm CMOS technologies.
Conclusion
An active feedback wideband S-to-D LNA with excellent output balancing is proposed for SDR applications. Because the proposed S-to-D LNA maintains higher loop gain by summing the differential signal and feeding it to the input of the LNA, it achieves higher gain, lower NF, and higher linearity compared with conventional single-ended feedback LNA. By adopting the CD based inductive shunt peaking technique, the S-to-D LNA can achieve a wider gain bandwidth. The output buffer composed of two CS and two CD amplifiers makes the differential output of the S-to-D LNA excellently balanced.
